LTlib LaurTec Library  4.0.3
Open Source C Library for Microchip Microcontrollers based on XC8 Compiler
 All Data Structures Files Functions Variables Typedefs Enumerations Enumerator Macros
PIC18F4580_config.h
Go to the documentation of this file.
1 /*******************************************************************************
2 
3 Author : Mauro Laurenti
4 Version : 1.2
5 Created on Date : 18/11/2015
6 Last update : 30/07/2016
7 
8 CopyRight 2006-2016 all rights are reserved
9 
10 ********************************************************
11 SOFTWARE LICENSE AGREEMENT
12 ********************************************************
13 
14 The usage of the supplied software imply the acceptance of the following license.
15 
16 The software supplied herewith by Mauro Laurenti (the Author)
17 is intended for use solely and exclusively on Microchip PIC Microcontroller (registered mark).
18 The software is owned by the Author, and is protected under applicable copyright laws.
19 All rights are reserved.
20 Any use in violation of the foregoing restrictions may subject the
21 user to criminal sanctions under applicable laws (Italian or International ones), as well as to
22 civil liability for the breach of the terms and conditions of this license.
23 Commercial use is forbidden without a written acknowledgement with the Author.
24 Personal or educational use is allowed if the application containing the following
25 software doesn't aim to commercial use or monetary earning of any kind.
26 
27 THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES,
28 WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
29 TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
30 PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE AUTHOR SHALL NOT,
31 IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
32 CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
33 
34 ********************************************************
35 PURPOSES
36 ********************************************************
37 
38 This file contains all the configuration words needed for the PIC18F4580.
39 It can be easily adapted to other PICs according to the available configurations.
40 
41 ****** WARNING ******
42 
43 The configurations must be changed to reflect the application needs!
44 
45 *******************************************************************************/
46 
47 
48 #ifndef PIC18F4580_CONFIG_H
49 #define PIC18F4580_CONFIG_H
50 
51 #ifdef __XC8
52  #include <xc.h>
53 #endif
54 
55 
56 //******************************************************************************
57 // LTlib configurations
58 //******************************************************************************
59 #define IO_LIBRARY_SUPPORTED
60 #define INT_LIBRARY_SUPPORTED
61 #define UART_LIBRARY_SUPPORTED
62 #define SPI_LIBRARY_SUPPORTED
63 #define I2C_LIBRARY_SUPPORTED
64 #define EEPROM_LIBRARY_SUPPORTED
65 #define CAN_LIBRARY_SUPPORTED
66 #define ADC_LIBRARY_SUPPORTED
67 
68 
69 //******************************************************************************
70 // Module Types
71 //******************************************************************************
72 #define UART_MODULE_TYPE_1
73 #define SPI_MODULE_TYPE_3
74 #define I2C_MODULE_TYPE_1
75 #define CAN_MODULE_TYPE_1
76 #define ADC_MODULE_TYPE_1
77 
78 
79 //******************************************************************************
80 // Peripheral configurations
81 //******************************************************************************
82 #define NUMBER_OF_IO_PORTS 5
83 
84 #define ADC_WITH_NO_ANSEL_REG
85 
86 #define PULL_UP_RESISTORS_AVAILABLE
87 #define PULL_UP_ENABLE_BIT INTCON2bits.RBPU
88 
89 #define ADC_NUMBER_OF_CHANNELS 11
90 #define ADC_ENABLE_BIT ADCON0bits.ADON
91 #define ADC_START_CONVERSION_BIT ADCON0bits.GO
92 #define ADC_CHANNEL_SELECTION_REGISTER ADCON0
93 #define ADC_BUFFER_HIGH ADRESH
94 #define ADC_BUFFER_LOW ADRESL
95 #define ADC_JUSTIFICATION ADCON2bits.ADFM
96 #define ADC_SETTINGS_0 ADCON0
97 #define ADC_SETTINGS_1 ADCON1
98 #define ADC_SETTINGS_2 ADCON2
99 
100 #define ADC_CH0 0x00000001
101 #define ADC_CH1 0x00000002
102 #define ADC_CH2 0x00000004
103 #define ADC_CH3 0x00000008
104 #define ADC_CH4 0x00000010
105 #define ADC_CH5 0x00000020
106 #define ADC_CH6 0x00000040
107 #define ADC_CH7 0x00000080
108 
109 #define ADC_CH8 0x00000100
110 #define ADC_CH9 0x00000200
111 #define ADC_CH10 0x00000400
112 
113 //These ADC Channels are not implemented
114 #define ADC_CH11 0x00000000
115 #define ADC_CH12 0x00000000
116 
117 
118 //******************************************************************************
119 // MCU configurations
120 //******************************************************************************
121 
122 // CONFIG1H
123 #pragma config OSC = HS // Oscillator Selection bits (HS oscillator)
124 #pragma config FCMEN = OFF // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
125 #pragma config IESO = OFF // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
126 
127 // CONFIG2L
128 #pragma config PWRT = OFF // Power-up Timer Enable bit (PWRT disabled)
129 #pragma config BOREN = OFF // Brown-out Reset Enable bits (Brown-out Reset disabled in hardware and software)
130 #pragma config BORV = 1 // Brown-out Reset Voltage bits (VBOR set to 4.3V)
131 
132 // CONFIG2H
133 #pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
134 #pragma config WDTPS = 32768 // Watchdog Timer Postscale Select bits (1:32768)
135 
136 // CONFIG3H
137 #pragma config PBADEN = OFF // PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)
138 #pragma config LPT1OSC = OFF // Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
139 #pragma config MCLRE = ON // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)
140 
141 // CONFIG4L
142 #pragma config STVREN = ON // Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
143 #pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
144 #pragma config BBSIZ = 1024 // Boot Block Size Select bit (1K words (2K bytes) boot block)
145 #pragma config XINST = OFF // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))
146 
147 // CONFIG5L
148 #pragma config CP0 = OFF // Code Protection bit (Block 0 (000800-001FFFh) not code-protected)
149 #pragma config CP1 = OFF // Code Protection bit (Block 1 (002000-003FFFh) not code-protected)
150 #pragma config CP2 = OFF // Code Protection bit (Block 2 (004000-005FFFh) not code-protected)
151 #pragma config CP3 = OFF // Code Protection bit (Block 3 (006000-007FFFh) not code-protected)
152 
153 // CONFIG5H
154 #pragma config CPB = OFF // Boot Block Code Protection bit (Boot block (000000-0007FFh) not code-protected)
155 #pragma config CPD = OFF // Data EEPROM Code Protection bit (Data EEPROM not code-protected)
156 
157 // CONFIG6L
158 #pragma config WRT0 = OFF // Write Protection bit (Block 0 (000800-001FFFh) not write-protected)
159 #pragma config WRT1 = OFF // Write Protection bit (Block 1 (002000-003FFFh) not write-protected)
160 #pragma config WRT2 = OFF // Write Protection bit (Block 2 (004000-005FFFh) not write-protected)
161 #pragma config WRT3 = OFF // Write Protection bit (Block 3 (006000-007FFFh) not write-protected)
162 
163 // CONFIG6H
164 #pragma config WRTC = OFF // Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) not write-protected)
165 #pragma config WRTB = OFF // Boot Block Write Protection bit (Boot block (000000-0007FFh) not write-protected)
166 #pragma config WRTD = OFF // Data EEPROM Write Protection bit (Data EEPROM not write-protected)
167 
168 // CONFIG7L
169 #pragma config EBTR0 = OFF // Table Read Protection bit (Block 0 (000800-001FFFh) not protected from table reads executed in other blocks)
170 #pragma config EBTR1 = OFF // Table Read Protection bit (Block 1 (002000-003FFFh) not protected from table reads executed in other blocks)
171 #pragma config EBTR2 = OFF // Table Read Protection bit (Block 2 (004000-005FFFh) not protected from table reads executed in other blocks)
172 #pragma config EBTR3 = OFF // Table Read Protection bit (Block 3 (006000-007FFFh) not protected from table reads executed in other blocks)
173 
174 // CONFIG7H
175 #pragma config EBTRB = OFF // Boot Block Table Read Protection bit (Boot block (000000-0007FFh) not protected from table reads executed in other blocks)
176 
177 #endif