LTlib LaurTec Library  4.0.0 Beta
Open Source C Library for Microchip Microcontrollers based on XC8 Compiler
 All Data Structures Files Functions Variables Typedefs Enumerations Enumerator Macros
PIC18F4580_config.h
Go to the documentation of this file.
1 /*******************************************************************************
2 
3 Author : Mauro Laurenti
4 Version : 1.1
5 Created on Date : 18/11/2015
6 Last update : 30/01/2016
7 
8 CopyRight 2006-2015 all rights are reserved
9 
10 ********************************************************
11 SOFTWARE LICENSE AGREEMENT
12 ********************************************************
13 
14 The usage of the supplied software imply the acceptance of the following license.
15 
16 The software supplied herewith by Mauro Laurenti (the Author)
17 is intended for use solely and exclusively on Microchip PIC Microcontroller (registered mark).
18 The software is owned by the Author, and is protected under applicable copyright laws.
19 All rights are reserved.
20 Any use in violation of the foregoing restrictions may subject the
21 user to criminal sanctions under applicable laws (Italian or International ones), as well as to
22 civil liability for the breach of the terms and conditions of this license.
23 Commercial use is forbidden without a written acknowledgement with the Author.
24 Personal or educational use is allowed if the application containing the following
25 software doesn't aim to commercial use or monetary earning of any kind.
26 
27 THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES,
28 WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
29 TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
30 PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE AUTHOR SHALL NOT,
31 IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
32 CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
33 
34 ********************************************************
35 PURPOSES
36 ********************************************************
37 
38 This file contains all the configuration words needed for the PIC18F4580.
39 It can be easily adapted to other PICs according to the available configurations.
40 
41 ****** WARNING ******
42 
43 The configurations must be changed to reflect the application needs!
44 
45 *******************************************************************************/
46 
47 
48 #ifndef PIC18F4580_CONFIG_H
49 #define PIC18F4580_CONFIG_H
50 
51 #ifdef __XC8
52  #include <xc.h>
53 #endif
54 
55 
56 //******************************************************************************
57 // LTlib configurations
58 //******************************************************************************
59 #define IO_LIBRARY_SUPPORTED
60 #define INT_LIBRARY_SUPPORTED
61 #define UART_LIBRARY_SUPPORTED
62 #define SPI_LIBRARY_SUPPORTED
63 #define I2C_LIBRARY_SUPPORTED
64 #define EEPROM_LIBRARY_SUPPORTED
65 #define CAN_LIBRARY_SUPPORTED
66 
67 
68 //******************************************************************************
69 // Peripheral configurations
70 //******************************************************************************
71 #define UART_MODULE_TYPE_1
72 #define SPI_MODULE_TYPE_3
73 #define I2C_MODULE_TYPE_1
74 #define CAN_MODULE_TYPE_1
75 
76 #define NUMBER_OF_IO_PORTS 5
77 
78 #define PULL_UP_RESISTORS_AVAILABLE
79 #define PULL_UP_ENABLE_BIT INTCON2bits.RBPU
80 
81 
82 //******************************************************************************
83 // MCU configurations
84 //******************************************************************************
85 
86 // CONFIG1H
87 #pragma config OSC = HS // Oscillator Selection bits (HS oscillator)
88 #pragma config FCMEN = OFF // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
89 #pragma config IESO = OFF // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
90 
91 // CONFIG2L
92 #pragma config PWRT = OFF // Power-up Timer Enable bit (PWRT disabled)
93 #pragma config BOREN = OFF // Brown-out Reset Enable bits (Brown-out Reset disabled in hardware and software)
94 #pragma config BORV = 1 // Brown-out Reset Voltage bits (VBOR set to 4.3V)
95 
96 // CONFIG2H
97 #pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
98 #pragma config WDTPS = 32768 // Watchdog Timer Postscale Select bits (1:32768)
99 
100 // CONFIG3H
101 #pragma config PBADEN = OFF // PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)
102 #pragma config LPT1OSC = OFF // Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
103 #pragma config MCLRE = ON // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)
104 
105 // CONFIG4L
106 #pragma config STVREN = ON // Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
107 #pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
108 #pragma config BBSIZ = 1024 // Boot Block Size Select bit (1K words (2K bytes) boot block)
109 #pragma config XINST = OFF // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))
110 
111 // CONFIG5L
112 #pragma config CP0 = OFF // Code Protection bit (Block 0 (000800-001FFFh) not code-protected)
113 #pragma config CP1 = OFF // Code Protection bit (Block 1 (002000-003FFFh) not code-protected)
114 #pragma config CP2 = OFF // Code Protection bit (Block 2 (004000-005FFFh) not code-protected)
115 #pragma config CP3 = OFF // Code Protection bit (Block 3 (006000-007FFFh) not code-protected)
116 
117 // CONFIG5H
118 #pragma config CPB = OFF // Boot Block Code Protection bit (Boot block (000000-0007FFh) not code-protected)
119 #pragma config CPD = OFF // Data EEPROM Code Protection bit (Data EEPROM not code-protected)
120 
121 // CONFIG6L
122 #pragma config WRT0 = OFF // Write Protection bit (Block 0 (000800-001FFFh) not write-protected)
123 #pragma config WRT1 = OFF // Write Protection bit (Block 1 (002000-003FFFh) not write-protected)
124 #pragma config WRT2 = OFF // Write Protection bit (Block 2 (004000-005FFFh) not write-protected)
125 #pragma config WRT3 = OFF // Write Protection bit (Block 3 (006000-007FFFh) not write-protected)
126 
127 // CONFIG6H
128 #pragma config WRTC = OFF // Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) not write-protected)
129 #pragma config WRTB = OFF // Boot Block Write Protection bit (Boot block (000000-0007FFh) not write-protected)
130 #pragma config WRTD = OFF // Data EEPROM Write Protection bit (Data EEPROM not write-protected)
131 
132 // CONFIG7L
133 #pragma config EBTR0 = OFF // Table Read Protection bit (Block 0 (000800-001FFFh) not protected from table reads executed in other blocks)
134 #pragma config EBTR1 = OFF // Table Read Protection bit (Block 1 (002000-003FFFh) not protected from table reads executed in other blocks)
135 #pragma config EBTR2 = OFF // Table Read Protection bit (Block 2 (004000-005FFFh) not protected from table reads executed in other blocks)
136 #pragma config EBTR3 = OFF // Table Read Protection bit (Block 3 (006000-007FFFh) not protected from table reads executed in other blocks)
137 
138 // CONFIG7H
139 #pragma config EBTRB = OFF // Boot Block Table Read Protection bit (Boot block (000000-0007FFh) not protected from table reads executed in other blocks)
140 
141 #endif